Avatar

Nga Nguyen

Enseignante-chercheur en Informatique

EISTI

Biography

Nga Nguyen is Associate Professor in Computer Science at EISTI, an engineering school in Cergy, France. Her research interests include software verification, safety and security of embedded systems. She is currently associated researcher at ETIS Laboratory and Head of the Embedded Systems Master et EISTI.

Interests

  • Security and Safety of Connected and Embedded Systems
  • Integration of Model-Based Systems Engineering and Safety Analysis
  • Static Analysis Software Verification

Education

  • Ph.D in Computer Science, 2002

    École Nationale Supérieure des Mines de Paris, France

  • MSc in Applied Mathematics, 1999

    Hanoi National University, Vietnam

  • MSc in Computer Science, 1998

    Institut Francophone en Informatique, Vietnam

Experience

 
 
 
 
 

Head of Computer Science Department

EISTI

May 2016 – Jul 2019 Cergy, France
 
 
 
 
 

Head of Embedded Systems Master

EISTI

May 2012 – Present Cergy, France
 
 
 
 
 

Associate Professor

EISTI

Feb 2007 – Present Cergy, France
 
 
 
 
 

Maître de conférences

Strasbourg University

Sep 2004 – Jan 2007 Strasbourg, France
 
 
 
 
 

ATER

Descartes Paris University,

Sep 2003 – Aug 2004 Paris, France
 
 
 
 
 

Post-doc

École Nationale Supérieure des Mines de Paris

Nov 2002 – Aug 2003 Paris, France

Teaching

Introduction to Arduino

Code Optimization and Verification

C++ Programming

Hardware Software Interface

Model Checking

Model-based Systems Engineering

Procedural Algorithmic and Programming

Computer Architecture and Operating Systems

Advanced Databases

System and Network Programming

Distributed Systems

Relational Databases

Functional Programming (Scheme)

Object Oriented Analysis (UML)

Publications

Quickly discover relevant content by filtering publications.
(2018). Credit Based Incentive Approach for V2V Cooperation in Vehicular Cloud Computing. Lecture Notes in Computer Science, Internet of Vehicles. Technologies and Services Towards Smart City, 5th International Conference Internet of Vehicles, Paris, France.

(2018). AltaRica 3.0 Code Generation from SysML Models. 28th European Safety and Reliability Conference.

(2018). Attack Modeling and Verification for Connected System Security. IEEE 13th System of Systems Engineering Conference.

(2017). Communicating embedded systems modeling and validation. IEEE International Symposium on Systems Engineering.

(2017). Enhanced System Architecture and Behavior Using FMEA Recommandations. 7th International Congress on Design and Modelling of Mechanical Systems.

(2016). Topology-Based Safety Analysis for Safety Critical Cyber-Physical Systems. Procedia Computer Science, Complex Adaptive Systems Conference, Los Angeles, USA.

(2016). Redundancy Handling with Model-Based Systems Engineering. 26th European Safety and Reliability Conference.

(2015). SysML Extensions for Safety-Critical Mechatronic Systems Design. IEEE International Symposium on Systems Engineering.

(2014). SysML Safety Profile for Mechatronics. 10th France-Japan/ 8th Europe-Asia Congress on Mecatronics.

DOI

(2014). Automatic Fault Tree Generation from SysML System Models. IEEE/ASME International Conference on Advanced Intelligent Mechatronics.

(2013). Towards the Integration of Safety Analysis in a Model-Based System Engineering Approach with SysML. Lecture Notes in Mechanical Engineering, Fifth International Conference Design and Modeling of Mechanical Systems, Djerba, Tunisia.

DOI

(2012). SysML and Safety Analysis for Mechatronic Systems. 9th France-Japan & 7th Europe-Asia Congress on Mechatronics/ 13th International Workshop on Research and Education in Mechatronics.

(2012). SysML Parametric Models for Complex System Performance Analysis - A Case Study. 2nd International Conference on Simulation and Modeling Methodologies, Technologies and Applications.

(2011). Parametric Analysis of Mechatronic System Performance using SysML Models : a Case Study. 12th International Workshop on Research and Education in Mechatronics.

(2005). Efficient and Effective Array Bound Checking. ACM Transactions on Programming Languages and Systems Journal, IF 3.033.

(2003). Automatic Detection of Uninitialized Variables. Lecture Notes in Computer Science, 12th International Conference on Compiler Construction, Warsaw, Poland.

(2003). Sequencing Fortran Program Array Verifications. ACM SIGPLAN Fortran Forum Journal.

(2003). Advanced Program Analyses and Applications. Première Conférence Internationale Rencontres en Informatique Vietnam-France.

(2002). Alias Verification for Fortran Code Optimization. Electronic Notes in Theoretical Computer Science - Elsevier Science, International Workshop on Compiler Optimization Meets Compiler Verification, Grenoble, France.

(2001). Array Resizing for Code Debugging, Maintenance and Reuse. ACM SIGLAN-SIGSOFT Workshop on Program Analysis for Software Tools and Engineering.

(2001). Efficient Intraprocedural Array Bound Checking. Second International Workshop on Automated Program Analysis, Testing and Verification.

Contact

  • +33 1 34 25 10 21
  • avenue du parc, Cergy, 95000, France
  • Bureau TG316, 3ème étage, bâtiment Turing